

Device Scaling and Performance Improvement: Advances in Ion Implantation and Annealing Technologies as Enabling Drivers

Yuri Erokhin

Applied Materials - Varian Semiconductor Equipment, 35 Dory Road, Gloucester, MA 01930, USA
Tel: 1-978-282-2704, Fax: 1-978-281-1897, E-mail: yuri_erokhin@amat.com

Abstract

The complexity of ion implant applications in IC fabrication has grown significantly since becoming the preferred process for doping semiconductors. Aggressive device scaling over the last decade raised unique challenges. This resulted in the invention of novel implant applications to address device scaling driven issues and the development of new generations of ion implanters. These newly developed tools are capable of delivering a wide variety of ion beams of traditional doping and non-doping species, with manufacturing worthy beam currents over an energy range extending from 200 eV to several MeV. They are capable of controlling implanted wafer temperature down to cryogenic conditions to take full advantage of new defect engineering approaches. All these innovations resulted in significant growth of ion implantation steps in advanced IC manufacturing for both doping and Precision Materials Modification (PMM). In this paper we present an overview of recent advances in ion implantation technologies and applications addressing sub-20nm device and process integration challenges. We illustrate how these innovations enable improvement of device performance and expansion of process margins through novel capabilities of ion implantation tools coupled with innovative materials engineering approaches for junction formation and for process modules beyond of traditional doping applications.

1. Device Scaling Challenges

Scaling of planar bulk silicon devices past 32/28/22nm nodes presents major challenges in three key device performance and yield areas: (i) escalating device leakage, (ii) increased Source/Drain contact resistance and (iii) increased device variability and narrowed margins of device manufacturing processes.

A. Device leakage

Rapidly escalating device leakage is a critical issue having its most severe impact on SOC ICs targeting mobile applications. Root causes for

increased leakage in scaled down planar bulk silicon devices are attributed to several scaling factors. First, the inability to scale down V_{dd} proportionally with device channel length (L_g) increased the magnitude of the electric field in the SD-halo device regions leading to rapidly increasing Gate Induced Drain Leakage (GIDL), Band-To-Band-Tunneling (BTBT) and Short Channel Effects (SCE). Secondly, a requirement to minimize dopant diffusion in scaled down devices and to meet ever higher requirements for SDE junction abruptness imposes severe limitations on the allowable thermal budget for the post implant anneals. Typically, at the 20nm node peak sRTA temperature have to be set at sub-1000 °C. This results in the inability to adequately anneal implantation induced crystal damage and further increases device leakage due to charge traps in the junctions depletion regions related to un-annealed crystal defects.




Fig. 1. Key leakage path in planar bulk silicon sub-32/28nm devices.

To at least partially mitigate the above effects a combination of process engineering and novel implant technology capabilities are deployed at sub-32/28 nm nodes. From a process engineering standpoint minimization of leakage is accomplished by careful optimization of dopant distributions in the SD/halo regions to provide optimum suppression of SCE while minimizing the electric field especially in the SDE/Halo device regions. To achieve this, the BF_2 halo implants traditionally used in NMOS devices are being replaced with In and B with carbon co-implant to further suppress boron diffusion.




Fig. 2. TCAD modeling of peak electric field in the drain/halo NMOS device region with (a) optimized one-step BF_2 halo implant vs. (b) halo formed using optimum Indium, Boron and Carbon implant sequence.

As seen in Fig. 2, a multistep halo implant confines the area of maximum electric field in proximity to the gate edge. This reduces the GIDL and BTBT components of the device leakage current compared to a traditional one-step BF_2 NMOS halo implant.

Further leakage reduction is enabled by halo and SDE implants done at cryogenic temperatures. By changing from room temperature to cryogenic silicon wafer temperature a significant reduction of End-of-Range (EOR) damage in implants near amorphization conditions in silicon has been demonstrated by Suguro *et al* well over a decade ago [1]. The practical relevance of this approach for resolving critical device scaling challenges reached its critical mass when the IC industry approached the 45/40nm node. A production-worthy implant tool capable of implanting wafers at cryogenic temperatures down to $-100\text{ }^\circ\text{C}$ had been first introduced by Varian [2]. Theoretically, defect improvement efficiency could have been even higher at wafer temperatures below $-100\text{ }^\circ\text{C}$, but process integration limitations, specifically those related to photoresist properties, set the optimum wafer temperature for cryogenic implants at about $-100\text{ }^\circ\text{C}$.

The materials science phenomenon responsible for EOR reduction enabled by implants at cryogenic temperatures is illustrated in Fig. 3 below. It exploits a well known effect of the temperature dependence of the accumulation of implantation-induced crystal damage in silicon. Under the same implantation conditions (nuclear stopping energy deposition) the accumulation rate of crystal damage in the silicon

lattice increases with reduction of the wafer temperature. For amorphizing implant conditions this effectively results in an increased thickness of the amorphous layer created by the incoming ions, in turn consuming a significant fraction of the end-of-range defects present within the interface region between the amorphous layer and the undamaged Si crystal substrate.




Fig. 3. Schematic illustrating formation of amorphous vs. sub-amorphized (EOR) regions in Si created by amorphizing implants at RT (a) and cryogenic (b) implant conditions.

SDE and halo implants of doping and non-doping co-implant species at cryogenic wafer temperatures enable a reduction of those components of device leakage that are related to residual, implant induced defects. Cryogenic implants also reduce device variability by minimizing dopant transient enhanced diffusion that is largely influenced by EOR damage.




Fig. 4. XTEM of Si wafers implanted with 5keV carbon to a dose of 10^{15} cm^{-2} at RT, $-20\text{ }^\circ\text{C}$, $-40\text{ }^\circ\text{C}$ and $-100\text{ }^\circ\text{C}$ wafer temperature [3].

B. Contact resistance

Achieving a source/drain contact resistance to device low enough to take full advantage of the high PMOS and NMOS drive currents achieved by mobility enhancement techniques emerged as significant scaling challenge in sub-32nm devices. Its impact is projected to be even stronger as devices scale down further.




Fig. 5. Estimated dimensions of key MOS device elements for various device nodes.

The reason for contact resistance to emerge as a major scaling challenge is illustrated in Fig.5. This figure presents scaling trends for various MOS device elements from the 90 to the 22 nm nodes. Due to MOS device gate length (L_g) and spacer width scaling slower than the 0.7X node-to-node pitch scaling factor the area available for contact via had to be reduced more aggressively than the 0.7X pitch scaling resulting in disproportionate growth of contact resistance. To mitigate this effect significant efforts have been made to reduce sheet resistivity values of the NiSi SD contact area with ion implantation playing a crucial role in already adopted and emerging contact formation processes.

Multiple solutions are being implemented into leading edge sub-32/28nm process integration sequences. One of the approaches relies on a pre-amorphization implant (PAI) of a thin layer of silicon that is designated to be consumed by the subsequent reaction with the deposited Ni to form the NiSi film. This approach is based on the phenomenon where the reaction of Ni with amorphous silicon resulting in formation of the targeted phase of nickel silicide occurs at temperatures lower than that required for crystalline silicon [4]. Such an approach enables improvement of the planarity (morphology) of the interface between nickel silicide and silicon thereby improving silicide sheet resistance and widening the temperature window prior to silicide converting to the higher resistivity NiSi₂ phase [5]. PAI when combined with carbon co-implant at -100 °C further improves the interface morphology since the reduced EOR damage and the additional trapping of remaining silicon interstitials by carbon further suppressing NiSi agglomeration and formation of NiSi silicide piping defects [6].




Fig. 6. Structured wafers results for silicide resistance using no implant (red line), and with a 1keV 1e15 cm⁻² carbon implant at room temp (green line) or -100°C (blue line) [6].

It has been demonstrated that further improvement of the NiSi interface planarity and suppression of piping defects can be achieved by replacing the second soak RTA anneal with a laser anneal in a thermal cycle used to form nickel monosilicide [7].




Fig. 7. Improvement of NiSi interface planarity enabled by replacing second soak RTA anneal with Dynamic Laser Anneal (DSA) at elevated wafer temperature and millisecond pulse duration.

Significant opportunity to further reduce contact resistance resides in minimizing the potential barrier (Schottky Barrier Height – SBH) existing between NiSi and the device source/drain regions. To some degree this is achieved by maximizing the concentration of electrically active dopant at the silicide/silicon interface. Yet, the realization of the ultimate improvement opportunity requires metallurgical engineering of the silicide-to-Si interface either by deploying new silicide materials or by incorporation of exotic species at the NiSi/Si interface. Yeo *et al* investigated silicide film resistivities and SBH values for various silicides types. For NiSi SBH is reduced by incorporating a high concentration of dopant at the interface between NiSi and silicon and/or by incorporating into the interface region exotic species such as Al, Se, S [8,9].

Data in Figures 8 and 9 indicate that there is an opportunity for significant SBH reduction in NMOS by implantation of aluminum into the NiSi/nSi

interface region. For PMOS SBH could be suppressed by modifying the properties of the NiSi/pSi interface through combination of PAI, carbon co-implants and Al implant.




Fig. 8. Electron barrier height Φ_B^n versus film resistivity for various contact silicides formed on silicon. The labels “As⁺”, “S⁺” and “Se⁺” refer to samples in which arsenic, sulphur and selenium were implanted prior to silicidation [9].




Fig. 9. Impact of various implants on the effective Schottky barrier height. In the absence of Ge PAI and Carbon implant, Al implant reduces the effective hole SBH. In the presence of Ge PAI and C implant, Al implant reduces the effective electron SBH [10].

Overall, as device pitch continues its 0.7X node-to-node scaling beyond sub-20nm nodes, the impact of contact resistance scaling is expected to become only more severe regardless of whether the industry stays with a planar device architecture or is transitioning to FinFET devices. To address the contact resistance issue implanters capable of implanting novel exotic species and performing implants at cryogenic conditions are required.

C. Device and Process Variability

Device variability and narrowing process margins have been identified as another critical scaling issue at the introduction of the 45nm node [11]. As devices scale down the device variability inherently

increases both because of fundamental attributes of planar bulk silicon devices and due to the increasing variability of key manufacturing processes.




Fig. 10. Illustration of stochastic nature of dopant atom placement in device channel (a). V_{th} variation (RDF effects) vs. device channel volume (b) [12].

One source of planar bulk silicon variability is attributed to **R**andom **D**opant **F**luctuation (RDF) effects [12]. RDF effects arise from the fact that as planar devices scale down the number of dopant atoms in the device channel region progressively decreases to the point where sub-32nm devices have only hundreds of dopant atoms in the channel. Even though on a macro scale channel, halo and SDE implants have typically better than 1% 1σ dose uniformity, statistical variations of dopant atoms in channel regions of sub-32nm devices, as illustrated in Figure 10a, could be several times higher leading to inherent progressively increased V_{th} variability as devices are scaled down, see Fig. 10b [13].

In addition to RDF effects that are stochastic in their nature and can only be mitigated through device architectural solutions there are also significant systematic sources of device variability attributable to various device manufacturing processes including ion implantation. Fig. 11 presents a pareto analysis of TCAD-modeled I_{on} sensitivities in 32 nm NMOS devices to a various implant parameters including ion beam angle setting accuracy [6].




Fig. 12. Pareto analysis of 32nm NMOS device sensitivity to a variety of process variables.

Energy purity (zero or near zero energy contamination) has been realized as an important emerging requirement for both improving device I_{on}/I_{off} characteristics as well as reducing process variability especially for ultra-low energy implants when the beam is typically extracted at initial energies higher than that set in the final implant recipe. Another recently emerged contributor to device variations has been linked to run-to-run changes of beam current density. Beam current density effects on process margins have been attributed to the wide adoption in scaled down device process integration flows of various defect engineering approaches and to the reduction of post implant anneal thermal budgets. A. Lee *et al* reported [14] that implantation of pSD and nSD doping species and of carbon co-implants at cryogenic wafer temperature results, as shown in Fig. 13, in reduced device mismatch (V_t) in DRAM sense amplifiers. It also improves DIBL and GIDL.




Fig. 13. 11% PMOS and 12% NMOS improvement of V_{th} mismatch in DRAM sense amplifier with pSD and nSD implants performed at cryogenic temperature [14].

D. Implant application for addressing scaling issues and widening process margins in non-doping related process modules.

Materials engineering by ion implantation has been demonstrated to enable widening process margins and reducing the variability in several device fabrication modules not related to transistor formation doping processes. Most notable of those are etch [xxx] and lithography. In the lithography module **Line Edge** and **Line Width Roughness** (LER and LWR) are among the most significant contributors to systematic process variations. One of the recent areas of the development focus is deployment of Precision Materials Modification (PMM) approaches to expand lithography process margin and to reduce LER and LWR [15]. Ion implantation into photoresist masking features has been demonstrated to enable reduction of LER/LWR while having a minimal impact on other important PR feature characteristics – its Critical Dimensions (CD) and Profile [16].

To comprehend the impact of the ion implanted treatment to the resist material, it is valuable to

examine the Fourier decomposition of the roughness into the spectral frequency components. The data in Fig.14 shows that ion implantation yields up to 50% improvement in the overall roughness by primarily impacting the mid range roughness but also the low frequency or long range roughness of the patterned image. Depending on the design attributes, significant improvement in mid and low frequency roughness can directly be tied to improvements in device variability.




Fig. 14. LER spatial frequency in 193i resist masking features for various implantation treatments. Note LER reduction in mid-range spatial frequencies that are most detrimental for V_{th} variability [16].

E. Advanced Ion Implantation Technology

To take full advantage of the doping and defect engineering approaches described above and of Precision Materials Modification opportunities it is necessary that advanced implant tools for sub-20nm node incorporate a variety of novel features and capabilities. These tools must have ability to perform implants into wafers cooled down to cryogenic temperatures, support implant requirements for a wide array of doping, co-implant and exotic species some with energies down to 200 eV. To expand process margins and reduce device variability leading edge implant tools must have engineered into them beam angle control and correction capabilities to achieve beam angular position accuracy of about 0.1° and have energy filters and capabilities for recipe driven beam current density setting. These leading edge tools must also meet ever tighter particulate and metals contamination control requirements. Figure 15 contains a schematic of the VISta Trident HC from Applied Materials/Varian Semiconductor Equipment, the latest generation of high current implanters.




Fig. 15. Example of advanced implanter beam-line architecture (AMAT/VSE VISta Trident HC). The beam is generated by an ion source and passes through analyzing, angle corrector magnets and energy filter to produce a horizontally uniform ribbon beam for implanting a vertically scanned 300mm wafer that can be cooled down to cryogenic temperatures.

3. Conclusions and Summary

Sub-32nm scaling of planar bulk Si devices presents a set of unique scaling issues. Device leakage, low contact resistance and variability of device characteristics are among the most critical ones. Ion implantation has emerged as one of the most critical IC manufacturing processes enabling sub-32nm scaling. It has a unique ability for precise placement of dopants on the nm scale both for depth and lateral distributions. It provides device designers and process integration engineers with new junction engineering and Precision Materials Modification capabilities. The latest generation of advanced ion implantation equipment incorporates unique capabilities supporting current and emerging requirements for sub-20nm devices.

Acknowledgments

I would like to thank Hans-Joachim Gossmann for performing TCAD simulations giving insight into device engineering approaches reviewed in this paper. I also would like to thank Pat Martin and Fareen Khaja for sharing results of their work on novel implant applications, Thomas Parrill, Ludovic Godet, and Tony Renau for valuable technical discussions and Prof. Yee-Chia Yeo for fruitful collaborations on contact resistance reduction and other projects.

References

[1]. K. Suguro, A. Murakoshi, T. Iinuma, H. Akutsu, T. Shibata, Y. Sugihara, and K. Okumura, "Advanced Ion Implantation Technology for High Performance Transistors", *Mat. Res. Soc. Symp. Proc. Vol.669*, 2001.
 [2]. A. Renau, "Device performance and yield—a new focus for Ion Implantation", *Ext. Abs. of Inter. Workshop on*

Junction Technol. (Shanghai, China, 2010) p. 8.
 [3]. F. Khaja, B. Colombeau, T. Thanigaivelan, D. Ramappa and T. Henry, "Benefits of Damage Engineering for PMOS Junction Stability", *Proceedings of 18th International Conference on Ion Implantation Technology* (Kyoto, Japan, 2010), p. 65.
 [4]. Y. Erokhin, B. Patnaik, S. Pramanick, F. Hong, G.A. Rozgonyi and C.W. White, "Thin Silicide Formation by Low Temperature-Induced Ni Atom Reaction with Ion Implanted Amorphous Silicon", *Mat. Res. Soc. Symp. Proc. Vol. 279* (1993), p.237.
 [5]. Y. Erokhin, F. Hong, B. Patnaik, S. Pramanick, G.A. Rozgonyi and C.W. White, "Spatially Confined Nickel Disilicide Formation at 400 °C on Ion Implantation Preamorphized Silicon". *Appl. Phys. Lett.* 63, 3173 (1993).
 [6]. A. Renau, "Recent Developments in Ion Implantation", *217th ECS Symp. Proc.*, (Vancouver, Canada, 2010).
 [7]. Yi-Wei Chen, Nien-Ting Ho, J. Lai, T.C. Tsai, C.C. Huang, J.Y. Wu, "Advances on 32nm NiPt Salicide Process", *Proc. 17th International Conference on Advanced Thermal Processing of Semiconductors, 2009. RTP '09*, p. 213 (Albany, USA, 2009)
 [8]. Y.-C. Yeo, "Advanced source/drain engineering for MOSFETs: Schottky barrier height tuning for contact resistance reduction," *217th Electrochemical Society Meeting*, (Vancouver, Canada, Apr. 25 - 30, 2010).
 [9]. Y.-C. Yeo, "Advanced source/drain technologies for parasitic resistance reduction," *10th International Workshop on Junction Technology*, (Shanghai, China, May 10 - 11, 2010), pp. 56 - 57.
 [10]. S.-M. Koh, Q. Zhou, T. Thanigaivelan, T. Henry, G. S. Samudra, and Y.-C. Yeo, "Novel technique to engineer aluminum profile at nickel-silicide/silicon:carbon interface for contact resistance reduction, and integration in strained N-MOSFETs with silicon-carbon stressors," *IEEE International Electron Device Meeting 2011*, Washington, DC, USA, 2011, pp. 845 - 848.
 [11]. K. Kuhn, "Approaches to Process and Design for Manufacturability of Nanoscale CMOS", *IEEE International Electron Device Meeting 2011*, Washington, DC, USA, Dec. 5 - 7, 2007, p. 471.
 [12]. K. Kuhn *et al.*, "Managing Process Variation in Intel's 45nm CMOS Technology", *Intel Technology Journal*, Vol. 2, Issue 17 (2008), p 93.
 [13]. Peter A. Stolk, Frans P. Widdershoven, and D. B. M. Klaassen, "Modeling Statistical Dopant Fluctuations in MOS Transistors", *IEEE Transactions on Electron devices*, Vol. 45, n.9, September, 1998, p 1960.
 [14]. A. Lee, S. Jin, Y. Joo, I. Jang, J. Cha, K. Jeong, H. Kang, C. Cho, J. Jang, S. Hwang, "How to improve sub 40nm transistor properties by using ion implantation", *Proceedings of 18th International Conference on Ion Implantation Technology* (Kyoto, Japan, 2010), P.37
 [15]. T. Wallow, A. Acheta, Y. Ma, et. Al., "Line Edge Roughness in 193nm Resists: Lithographic Aspects and Etch Transfer", *Proc. of SPIE A*, 2007, Vol.6519.
 [16]. P. M. Martin, L. Godet, A. Cheung, G. de Cock, C. Hatem, "Ion Implant Enabled 2x Lithography", *Proceedings of 18th International Conference on Ion Implantation Technology* (Kyoto, Japan, 2010), p. 171.