skip to main content

Wafer-Level Packaging

An emerging area for Applied Materials' technology is in three-dimensional integrated circuits (3D ICs), a type of chip packaging done at the wafer level to streamline the manufacturing process. In a 3D IC, multiple chips are vertically stacked in a single package to deliver higher performance and functionality in a smaller area.