ENHANCING Ge nMOSFET PERFORMANCE WITH GeON GATE DIELECTRIC

IN THIS ISSUE
- Integrating Ge Channel Materials in pMOSFET With Epi-Defined FinFET
- Tuning Threshold Voltage for 10nm CMOS Integration
- Dry Removal Technology for Advanced CMOS Devices
Necessity is the mother of invention. This proverb is particularly apt in the context of evolving semiconductor technology. Each successive node has posed new challenges, raised the performance bar, and inspired ingenious solutions. This Nanochip highlights creative solutions to issues demanding considerable ingenuity to resolve as we prepare for sub-2xnm nodes.

Shrinking transistor dimensions are intensifying the focus on channel mobility. Germanium is attracting much interest as silicon’s successor, but crucial properties exclude GeO2 from serious consideration. In contrast, we find that GeON produced by plasma nitridation is more stable and exhibits peak electron mobility twice that of GeON formed through RTP. Pulsed plasma improves mobility even more while preserving nitrogen concentration. These findings confirm the feasibility of incorporating high-mobility GeON into Ge nMOSFETs, complementing Ge PMOS to enable true Ge CMOS technology.

Integrating high-mobility channel materials in FinFETs is a challenge as their narrow band gap leads to high band-to-band tunneling leakage. Fin width also affects band-to-band leakage, eliminating line edge roughness (LER) is essential. A new approach minimizes LER by defining channel depletion through an epitaxy-defined FinFET rather than by lithography. This method achieves additional structural and electrical benefits unmatched by conventional FinFETs.

Large-scale integrations at the 10nm node and beyond will require high performance, low operating power, and low standby power technologies on the same die. This will necessitate achieving multiple threshold voltages. We present studies of binary metal composition and nitrogen implant effects on effective work function that leads to threshold voltage tuning capability over a 600mV range.

Shrinking geometries are also challenging us to find alternatives to processes standard for larger nodes. We present a dry removal alternative to wet cleaning and etch processes that avoids pattern deformation and can be tuned to prevent pattern loading. Highly selective and insensitive to differences in oxide density, it is well suited for the soft dielectrics in advanced devices.

Hardware is also improving. We review the evolution in chamber materials accompanying the change in feature scale and process chemistries, and highlight a new plasma coating material that demonstrates benchmark low defectivity in a wide range of environments.

Future-generation designs could employ silicon nanowire devices, such as gate-all-around CMOS architecture that demonstrates superior gate control and immunity to short-channel effects. Thin suspended SiNWs pose a significant challenge for CDSEM metrology, prompting development of a height map reconstruction technique detailed in this issue.

I trust you will find the topics here of interest. They demonstrate our focus on solving our customers’ high value problems and also our efforts to develop new capabilities in anticipation of challenges that future nodes will pose.

Cover: Lower nitrogen concentration and an ultra-smooth interface with Ge help improve carrier mobility and maintain thermal stability of GeON, making it an effective interlayer dielectric for future Ge CMOS gate stacks.
MOSFETs are experiencing numerous changes in materials and fabrication in response to demands of mobile technologies. While half of the periodic table elements are present in today’s advanced ICs, silicon has remained the MOSFET channel material—until now. Several candidate replacements are being considered, as shown in Table 1, which compares the key metrics for these materials. Ge has substantially higher bulk electron and hole mobilities, approximately two and four times higher, respectively, than those of Si. Based on mobility numbers alone, the best combination would seem to be Ge for PMOS and III-V for NMOS. However, realizing a nanoscale III-V transistor on a Si platform poses many process, integration, and cost issues, some of which may not be easily resolved. On the other hand, Ge offers the advantages of process compatibility and easy integration with Si technology. Integrating Ge as a channel material in advanced CMOS technology would be straightforward, considering SiGe’s earlier integration into the Si/Ge regions of current MOSFETs. Besides its higher hole and electron mobilities than Si, Ge is emerging as the greatest candidate of all based on advances in high-k dielectric based gate stacks and epitaxial growth of high-quality silicon germanium (SiGe) quantum well layers. However, while gate stacks employing a GeO2 interlayer (IL) dielectric have been shown to achieve low interface trap density (Dit) and carrier mobilities higher than those of Si,[10] the GeO2 dielectric constant (5.5–5.9) and poor thermal and chemical stability make it non-ideal for effective oxide thickness (EOT) scaling and CMOS process integration.[11,12] Nitridation of GeO2 (GeON) has therefore been proposed to enhance thermal and chemical stability, increase the dielectric constant, and improve resistance to impurity diffusion through the gate dielectric.[13] Several research groups have already successfully demonstrated high-mobility Ge PMOS, but higher Dn near the conduction band edge vs. the valence band edge (Eg) have made high-mobility Ge nMOSFETs more challenging to achieve.[14] This is especially true for GeON, for which the highest reported nFET mobility is 400cm2/V.s,[15] much lower than the 1020cm2/V.s for Ge(100) using a GeO2 IL.[16] Hence, incorporating high-mobility GeON into a Ge nMOSFET can help enable true Ge CMOS technology.

In this work, we correlate chemical (such as nitrogen concentration) and physical (such as Ge/IL interface roughness) properties of three different in-situ ILs for Ge gate stacks with electrical performance metrics, such as the carrier mobility and Dit measured on the same n-channel Ge transistors. Three experimental stacks were studied, namely (a) GeO2, (b) GeO2 nitrided using RTP, and (c) GeO2 nitrided by decoupled plasma nitridation (DPN) at room temperature. Angle-resolved X-ray Photoemission Spectroscopy (AR-XPS) studies were conducted to estimate the nitrogen profile in the ILs and transmission electron microscopy (TEM) studies investigated the thickness and nature of the IL/Ge interface. Results from both correlate well with mobility and Dit values for the different ILs. The DPN process resulted in lower nitrogen concentration and less roughness at the GeON/Gate interface compared to the RTP process. These two attributes help improve carrier mobility and lower Dit without degrading thermal stability.

**Table 1.** Comparison of key metrics for advanced semiconductor materials.

<table>
<thead>
<tr>
<th>Property</th>
<th>SiGe</th>
<th>Ge</th>
<th>GeON</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiGe Source/Drain</td>
<td>920</td>
<td>4000</td>
<td>77150</td>
</tr>
<tr>
<td>Hole Mobility</td>
<td>400</td>
<td>500</td>
<td>850</td>
</tr>
<tr>
<td>Impact Ionization</td>
<td>1.8</td>
<td>0.36</td>
<td>0.17</td>
</tr>
<tr>
<td>Dielectric Constant</td>
<td>11.6</td>
<td>14.8</td>
<td>17.7</td>
</tr>
</tbody>
</table>

**Figure 1.** (a) Process flow for Ge nMOSFET fabrication; (b) Schematic of the MOSFET; DPN+PNA GeON (right) shows higher N concentration near the surface, but N is more uniformly distributed in RTP GeON (left).
Figure 2. (a) Ge 3D XPS spectra for decoupled plasma nitrided GeO₂ (DPN+PNA) GeON pre- and post-thermal stability anneal at 575°C. (b) AR-XPS analysis of different ILs.

GeON and Electrical Characterization
Gate Stack IL Characterization
The different ILs were characterized using AR-XPS and TEM. Figure 2 shows the Ge 3D XPS spectra for the DPN+PNA GeON IL with and without a thermal stability anneal (TSA) at 575°C. Peaks with ~3.6eV and ~2.6eV chemical shifts in binding energy (BE) from the bulk Ge are observed in the Ge 3D XPS spectra. The DPN+PNA GeON IL is slightly thicker, likely due to some GeO₂ re-growth at the interface during the PNA in O₂ ambient.

Electrical Characterization
Figure 3 shows frequency-dependent capacitance voltage (C-V) characteristics of MOSCAPs with an Al/SiO₂/GeON/Ge stack. DPN+PNA GeON exhibits a much wider frequency dispersion in minimum capacitance compared to DPN+PNA GeON. This is due to significant changes in intensity and BE values pre- and post-TSA that demonstrate thermal stability of DPN+PNA GeON up to 575°C. But as its electron temperature (kT_e) and plasma concentration—similar to that of CW plasma (Figure 5a). Enhanced mobility indicates that PW DPN results in a gentler and results in less plasma-induced damage in the IL. Further studies examined DPN in pulsed wave (PW) mode vs. continuous wave (CW) mode. For a given effective power (EP) and pressure, PW plasma generates electron density (N_e) and therefore overall nitrogen concentration—similar to that of CW plasma (Figure 5a).

Figure 4 shows a decreasing trend of near-midgap D_i (at E-V-0.35eV), which can be correlated to the 1.2X improvement in mobility over the CW DPN IL. Enhanced mobility indicates that PW DPN results in less roughness and also improves other properties of the GeON/Ge interface, likely because of the reduced plasma-induced damage to the IL dielectric attributable to the plasma’s lower kT_e and Vp.

Pulsed vs. Continuous Wave DPN
Further studies examined DPN in pulsed wave (PW) mode vs. continuous wave (CW) mode. For a given effective power (EP) and pressure, PW plasma generates electron density (N_e) and therefore overall nitrogen concentration—similar to that of CW plasma (Figure 5a).

Figure 5 shows a decreasing trend of near-midgap D_i (at E-V-0.35eV), which can be correlated to the 1.2X improvement in mobility over the CW DPN IL. Enhanced mobility indicates that PW DPN results in less roughness and also improves other properties of the GeON/Ge interface, likely because of the reduced plasma-induced damage to the IL dielectric attributable to the plasma’s lower kT_e and Vp.
A novel GeON formation process using DPN slightly reduces mobility and Dit, but exhibits greater thermal stability than GeO₂. This enables a peak electron mobility of 81.8 cm²/V.s, which is twice the highest reported value for Ge nMOSFETs using GeON ILs formed by RTP (Figure 2a). PDN, which reduces the risk of damage to the IL, achieves a further 1.2X mobility improvement over CW DPN while preserving overall damage to the IL, achieves a further 1.2X mobility improvement over CW DPN while preserving overall damage to the IL.

Table 2: Key properties of different IL options for Ge nMOSFETs.

<table>
<thead>
<tr>
<th>IL Property</th>
<th>GeO₂</th>
<th>DPN+PNA GeON</th>
<th>RTP GeON</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dit</td>
<td>Best</td>
<td>Better</td>
<td>Worse</td>
</tr>
<tr>
<td>Electron Mobility</td>
<td>Best</td>
<td>Better</td>
<td>Worse</td>
</tr>
<tr>
<td>Thermal Stability</td>
<td>Unstable[3][4]</td>
<td>Stable</td>
<td>Stable</td>
</tr>
<tr>
<td>Dielectric Constant</td>
<td>5.5 ± 0.3[3]</td>
<td>Better</td>
<td>6.5[5]</td>
</tr>
</tbody>
</table>

CONCLUSION
A novel GeON formation process using DPN slightly reduces mobility and Dit, but exhibits greater thermal stability than GeO₂. This enables a peak electron mobility of 81.8 cm²/V.s, which is twice the highest reported value for Ge nMOSFETs using GeON ILs formed by RTP (Figure 2a). PDN, which reduces the risk of damage to the IL, achieves a further 1.2X mobility improvement over CW DPN while preserving overall damage to the IL.

ACKNOWLEDGEMENTS
The authors acknowledge the Government of India’s Department of Science and Technology for partially funding this work and the collaboration of P. Bhatt, K. Chaudhuri, L. Ganguly, and S. Lodha of the Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India.

REFERENCES

AUTHORS
Aneesh Nainani is a senior device engineer in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. He holds his Ph.D. in electrical engineering from Stanford University. Mathew Abraham is a director in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. He earned his Ph.D. in physics from Harvard University.

ARTICLE CONTACT
Aneesh Nainani@amat.com

PROCESS SYSTEM USED IN STUDY
Applied Centura® DPN Gate Stack

Integrating Ge Channel Materials in pMOSFETs

With Epi-Defined FinFET

Conventional integration of Ge-channel in FinFET architecture is challenging, because very narrow fins are required to reduce Ld caused by band-to-band tunneling (BTBT) induced by quantum confinement. The increased Ld in turn amplifies the threshold voltage variation that derives from the relatively large ratio of line edge roughness (LER) to fin width. A novel solution defines channel depletion using low-doped, highly uniform epitaxy; exhibiting ten-fold improvement in LER-related variability and 27% higher Ld. The approach enables defect-free integration of Ge into FinFET architecture.

FinFET architecture was introduced at the 22nm node to enable scaling that was otherwise being constrained by short-channel effects in planar architecture. Integrating high-mobility channel material in FinFET architecture is the next big challenge. A fundamental problem with high-mobility channel materials is their narrow band gap, which leads to high BTBT leakage current. BTBT leakage must, therefore, be overcome to enable high-mobility materials in FinFET architecture. This can be done by reducing the fin width (Wfin). In FinFETs, channel material is confined from two sides by gate oxide, forming a potential well from gate oxide to gate oxide. Reducing Wfin increases quantum confinement, which in turn increases band gap. As band gap increases, BTBT leakage decreases. Device variability has also become a challenging issue accompanying scaling.[15][16] With the introduction of FinFETs, random dopant-fluctuation-based variability is less of a concern.[17] However, the requirement for very narrow fins (<Ld/3) to optimize electrostatic control of the channel makes FinFETs prone to LER-related Vth variability.[18][19] LER in turn leads to Wfin variation, which results in greater quantum confinement effects in narrow sections of the fin. For high-mobility channel materials, the Wfin affects not only electrostatic control but also BTBT leakage. Thus, Wfin requirements could be even more stringent for such materials.

This work focused on these two issues as they relate to a pMOS, in which Ge, with its high hole mobility, was selected as the channel material. Figure 1a shows Ld and Ld achieved for a Ge PMOS FinFET with various Wfin. It shows that a fin 4nm wide is needed to satisfy a specification of 100nA/µm (Ld is a target more stringent than that for a Si FinFET. Given the rule of thumb Ld/3, a Si FinFET would have to be 5nm wide. Figure 1a also shows the Ld boost achieved by the Ge FinFET over the Si FinFET, demonstrating the benefit of integrating Ge as a channel material.

Figure 2b shows the shift in Vth as Wfin varies. These studies used 3σ variation of 1.5nm on both edges of the FinFET. Wang et al., used a 3σ variation of 2mm[10] but that value would result in Wfin of zero for thinner fins. A Si FinFET Wfin of 4nm was also used for comparison. Note that for fins of less-than-nominal widths, Vth fluctuation could be 250mV for Ge than for Si. The reason for the difference is that Ge is a lower band gap material; consequently, it is subjected to more confinement effects than Si. This effect manifests itself in a larger Vth variation as Wfin varies. Given that these results are based on only moderate LER, it is clear that LER-related variability is a critical factor in Ge FinFETs. These studies investigated the feasibility of eliminating the effect of LER on device performance by defining channel depletion through creation of an epitaxy-defined (ED) FinFET rather than by lithographic patterning.

KEYWORDS
- Epi-Defined FinFET
- Epitaxy
- Ge
- Germanium
- Leakage Current
- Vth Variability

Figure 1a shows Ld and Ld achieved for a Ge PMOS FinFET with various Wfin. It shows that a fin 4nm wide is needed to satisfy a specification of 100nA/µm (Ld is a target more stringent than that for a Si FinFET. Given the rule of thumb Ld/3, a Si FinFET would have to be 5nm wide. Figure 1a also shows the Ld boost achieved by the Ge FinFET over the Si FinFET, demonstrating the benefit of integrating Ge as a channel material.

Figure 2b shows the shift in Vth as Wfin varies. These studies used 3σ variation of 1.5nm on both edges of the FinFET. Wang et al., used a 3σ variation of 2mm[10] but that value would result in Wfin of zero for thinner fins. A Si FinFET Wfin of 4nm was also used for comparison. Note that for fins of less-than-nominal widths, Vth fluctuation could be 250mV for Ge than for Si. The reason for the difference is that Ge is a lower band gap material; consequently, it is subjected to more confinement effects than Si. This effect manifests itself in a larger Vth variation as Wfin varies. Given that these results are based on only moderate LER, it is clear that LER-related variability is a critical factor in Ge FinFETs. These studies investigated the feasibility of eliminating the effect of LER on device performance by defining channel depletion through creation of an epitaxy-defined (ED) FinFET rather than by lithographic patterning.
ANSALYSIS AND RESULTS

Vth Variation

FinFETs suffer from LER-related variability because the fin is fully depleted or subjected to bulk inversion dependent on bias conditions and the entire Wfin contributes both in electrostatics and transport (e.g., enhanced quantization in narrow regions (Figure 2b-i)).

1. To overcome the extreme quantum confinement effects responsible for the Vth variability seen in Ge FinFETs, Ge PMOS EDFinFETs can be fabricated according to the steps shown in Figure 2a.[7] They are similar to those cited by Mittal[8] except for depositing a layer of epitaxial SiGe on top of undoped epitaxial Si. The SiGe forms the channel layer and is confined by SiO2 on one side and Si on the other. This produces the quantum confinement required to reduce BTBT leakage current.

2. Figure 2b-i and ii show channel depletion in EDFinFETs defined by a thin, lightly doped, highly uniform epitaxial (thickness non-uniformity <2%) over a thick, highly doped Si fin rather than by lithographic patterning subject to LER (non-uniformity <50%, i.e., <2nm LER on a 4nm fin) as shown in Figure 2b-iii and iv. Because the depletion width is defined by undoped SiGe epitaxy, it remains uniform, unaffected by LER on the heavily doped fin beneath. The underlying Wfin cannot be depleted so cannot contribute to electrostatics. This configuration thereby eliminates Vth fluctuation caused by quantum confinement.

3. Figure 3a shows the improvement in LER-related variability obtained. EDFinFET improves Vth variability by approximately 500mV over Ge FinFETs for the reasons mentioned above. As LER 3σ numbers depend highly on lithography (EUV).

4. As shown in Figure 4a, an epitaxial SiGe layer less than 1.5nm thick reduces Ioff by more than 3 orders of magnitude. Figure 4b illustrates an improvement in LER-related variation in Wfin (nm) lithographic technology. FABRICATION

FABRICATION

Figure 2a illustrates the fabrication sequence for an EDFinFET. To simulate LER-related variability, structures were generated by a Gaussian autocorrelation model[7] with a root mean square amplitude 3σ=1.5nm and correlation length Λ=30nm, and modeled by a sine function (i.e., LER=3σsin(2πx/Λ)W/2) in which W is the Wfin (Figure 2b). For Ge FinFETs, only a sensitivity check was performed, equivalent to a correlation length x/Λ. To determine Ion for an EDFinFET, Monte Carlo simulations with the inclusion of biasial stress were performed, using the Sentaurus™ non-local tunneling model.[7] This model has been well-calibrated to data in the literature[8] to account for BTBT leakage in Ge. Trap-assisted tunneling and Shockley-Read-Hall recombination/generation models and mobility models also calibrate well with the literature.[6]

A narrower band gap than does relaxed Ge, which would form the channel layer and is confined by SiO2 on one side and Si on the other. This produces the quantum confinement required to reduce BTBT leakage current. Figure 2b-i and ii show channel depletion in EDFinFETs defined by a thin, lightly doped, highly uniform epitaxial (thickness non-uniformity <2%) over a thick, highly doped Si fin rather than by lithographic patterning subject to LER (non-uniformity <50%, i.e., <2nm LER on a 4nm fin) as shown in Figure 2b-iii and iv. Because the depletion width is defined by undoped SiGe epitaxy, it remains uniform, unaffected by LER on the heavily doped fin beneath. The underlying Wfin cannot be depleted so cannot contribute to electrostatics. This configuration thereby eliminates Vth fluctuation caused by quantum confinement.

Figure 3a shows the improvement in LER-related variability obtained. EDFinFET improves Vth variability by approximately 500mV over Ge FinFETs for the reasons mentioned above. As LER 3σ numbers depend highly on the lithography scheme used, further analysis addressed overall variability of the three next-generation lithography techniques, namely self-aligned dual patterning (SADP), nano-imprint lithography (NIL), and extreme ultra-violet lithography (EUV).

Figure 3b shows that EDFinFET technology has an advantage over FinFET regardless of lithographic approach and that the dynamic-threshold (DT) MOSFET 3σ configuration substantially boosts the advantage. Thus, EDFinFET appears to solve one of the major problems in integrating SiGe or Ge into FinFET architecture.

To overcome the extreme quantum confinement effects responsible for the Vth variability seen in Ge FinFETs, Ge PMOS EDFinFETs can be fabricated according to the steps shown in Figure 2a.[7] They are similar to those cited by Mittal[8] except for depositing a layer of epitaxial SiGe on top of undoped epitaxial Si. The SiGe forms the channel layer and is confined by SiO2 on one side and Si on the other. This produces the quantum confinement required to reduce BTBT leakage current.

Figure 2b-i and ii show channel depletion in EDFinFETs defined by a thin, lightly doped, highly uniform epitaxial (thickness non-uniformity <2%) over a thick, highly doped Si fin rather than by lithographic patterning subject to LER (non-uniformity <50%, i.e., <2nm LER on a 4nm fin) as shown in Figure 2b-iii and iv. Because the depletion width is defined by undoped SiGe epitaxy, it remains uniform, unaffected by LER on the heavily doped fin beneath. The underlying Wfin cannot be depleted so cannot contribute to electrostatics. This configuration thereby eliminates Vth fluctuation caused by quantum confinement.

Figure 3a shows the improvement in LER-related variability obtained. EDFinFET improves Vth variability by approximately 500mV over Ge FinFETs for the reasons mentioned above. As LER 3σ numbers depend highly on the lithography scheme used, further analysis addressed overall variability of the three next-generation lithography techniques, namely self-aligned dual patterning (SADP), nano-imprint lithography (NIL), and extreme ultra-violet lithography (EUV).

Figure 3b shows that EDFinFET technology has an advantage over FinFET regardless of lithographic approach and that the dynamic-threshold (DT) MOSFET configuration substantially boosts the advantage. Thus, EDFinFET appears to solve one of the major problems in integrating SiGe or Ge into FinFET architecture.

To overcome the extreme quantum confinement effects responsible for the Vth variability seen in Ge FinFETs, Ge PMOS EDFinFETs can be fabricated according to the steps shown in Figure 2a.[7] They are similar to those cited by Mittal except for depositing a layer of epitaxial SiGe on top of undoped epitaxial Si. The SiGe forms the channel layer and is confined by SiO2 on one side and Si on the other. This produces the quantum confinement required to reduce BTBT leakage current. Figure 2b-i and ii show channel depletion in EDFinFETs defined by a thin, lightly doped, highly uniform epitaxial (thickness non-uniformity <2%) over a thick, highly doped Si fin rather than by lithographic patterning subject to LER (non-uniformity <50%, i.e., <2nm LER on a 4nm fin) as shown in Figure 2b-iii and iv. Because the depletion width is defined by undoped SiGe epitaxy, it remains uniform, unaffected by LER on the heavily doped fin beneath. The underlying Wfin cannot be depleted so cannot contribute to electrostatics. This configuration thereby eliminates Vth fluctuation caused by quantum confinement.
Epo-Defined FinFET

CONCLUSION

The modified EdFinFET proposed here solves key Ge FinFET integration problems in the following ways. First, it defines channel depletion through epilayer instead of lithography, leading to ten-fold improvement in worst-case LER-related $V_{DD}$ variability. Second, very thin layers of defect-free Ge can be epitaxially grown on Si to help reduce confinement-induced $I_{off}$ and increase $I_{on}$ by biaxial strain. Third, greater fin thickness enhances mechanical stability and enables taller fins that produce three to six times higher $I_{on}$ per unit footprint. Finally, multiple $V_{dd}$ capability can be realized by varying the bias at the body following fabrication. Based on these advantages, EdFinFETs make possible the integration of high-mobility Ge into FinFET architecture with a variety of benefits unmatched by conventional FinFETs.

ACKNOWLEDGEMENTS

The authors acknowledge the collaboration of S. Gupta, and S. Mittal, S. Lodha, and U. Ganguly of the Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India.

REFERENCES


AUTHORS

Aneesh Nainani is a senior device engineer in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. He holds his Ph.D. in electrical engineering from Stanford University.

Matthew Abraham is a director in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. He earned his Ph.D. in physics from Harvard University.

ARTICLE CONTACT

Aneesh_Nainani@amat.com

PROCESS SYSTEM USED IN STUDY

Applied Centura® RP Epi
Tuning Threshold Voltage for 10nm CMOS Integration

Using Metal Gate Work Function Modulation

KEYWORDS
Conductance
Metal Gate
Multi-Vt Tuning
Self-Aligned Contact
Threshold Voltage
Work Function Metal

Visible replacement gate FinFET architecture is essential for extending high-performance CMOS scaling. Similarly, multiple threshold voltage (Vt) capability will be required for future ultra-large-scale integrations. Conformal deposition of differing work metals in conjunction with ion implantation achieves precise control of effective work function for multiple Vts, good conductivity in <15nm gate trenches, and compatibility with self-aligned contacts.

With continued downward scaling, the leading edge of the industry is capitalizing on the third dimension to enable logic and memory devices that deliver high performance at low power levels. Integrating 3D devices into ICs at the 10nm node and beyond requires solutions to several new requirements. This study focused on aspects of metal gate performance that will be critical for 10nm node CMOS technology and beyond. These are 1) precise effective work function (eWF) control over a 600mV range to enable multiple Vts; 2) sustained conductivity in sub-20nm gate trenches; and 3) compatibility with self-aligned contact (SAC).

SAMPLE PREPARATION

A MOSCAP was used to evaluate the impact of metal composition and ion implantation on eWF. Some of the samples were implanted after high-k and work function metal (WFM) deposition on blanket wafers (Figure 1). As a concept and feasibility check, beam-line implantation was used based on TRIM simulation. The samples were subjected to forming gas anneal at 400°C after MOSCAP patterning; high frequency capacitance voltage and input voltage were then measured. A single damascene structure was used to measure resistance in sub-20nm lines. A planar MOSFET was also used for evaluating impact on Vt and its variability.

PERFORMANCE EVALUATION

Work Function Modulation

Figure 2a shows the eWF of the reference RFPVD Ti-Al compared with that of three differing compositions of analysis confirmed high oxygen concentration in the white interface. In-situ nWFM processing is therefore crucial for maintaining conductivity at the 10nm node.

Conductance for the 10nm Node

According to the ITRS roadmap, gate length is expected to be 17nm at the 10nm node. At these geometries, deposition of the high-k cap and etch-stop layer results in gate trench CD of 15nm or less, severely limiting the volume available for metal fill. One solution is to fully or mostly fill the trench with a WFM such as Ti-Al for NMOS and TiN for PMOS. Figure 3a is a top-down SEM image of 13nm trenches filled with a void-free, advanced PVD Ti + PVD AlN film, taken after CMP. Figure 3b illustrates the extendible conductance of PVD Ti+AlN and WFM fill.

Low WF for NMOS is more prone to oxidation than are the high WF PMOS films, such as TiN. It has also been reported that air exposure affects Vt control. In addition, the present work revealed degradation of conductance curves from air exposure, as shown in Figure 4a. The exposed sample shows a large offset of the conductance curve to the right while differential resitivity (slope) remains constant. The transmission electron microscope image in Figure 4b shows an additional layer in between TiN barrier and nWFM. Scanning transmission electron microscope electron energy loss spectroscopy confirmed high oxygen concentration in the white interface. In-situ nWFM processing is therefore crucial for maintaining conductivity at the 10nm node.
SAC Compatibility and CMOS $V_{th}$ Tuning

At the 22nm technology node, metal gate SAC is necessary to scale the contacted gate pitch. This requires a well-controlled etchback of the metal gate and subsequent capping with etch stop material, such as SiN, to prevent contact-to-gate shorts. Controlled recess etch can be achieved with Ti-Al fill, as shown in Figures 5a-b. Figure 5c illustrates successful formation of the post-CMP SAC cap of high-density plasma SiN. Multiple WFM must be integrated for CMOS $V_{th}$ tuning in NMOS and PMOS. Figure 6a shows an example CMOS WFM flow to achieve four $V_{th}$ values. The work described here suggests that barrier TiN and nWFM be deposited under continuous vacuum (i.e., using cluster processing) following deposition of the high-$k$ and etch stop layers. (Some areas can be masked by photosresist and modified by implant of the exposed area.) The first WFM layer (N-2 in Figure 6a) can then be etched from the PMOS areas after which the second WFM (N-3) and barrier can be deposited. Following this, the second implant can be carried out to shift the WFM of the third device. Finally, the nWFM is again etched away from the PMOS area WFM (TiN) and the remaining gap filled with W or Al. The final TiN serves as the highest WF layer as well as the barrier layer for the W or Al. This flow produces four $V_{th}$ values and metal fill with a clustered nWFM film stack. Figure 6b plots $V_{th}$ of planar MOSFETs consisting of different nWFM combinations, while Figure 6c shows that $V_{th}$ varies by approximately 100mV without affecting variability.

CONCLUSION

Metal WF modulation for $V_{th}$ tuning was successfully demonstrated for 10nm CMOS integration with a new scheme tunable over a range of 600mV. Ion implantation dose control enabled continuous WF tuning for multiple $V_{th}$ targets. Metal gate conductance data showed the necessity for in-situ processing with a TiN barrier and nWFM WF metal. A CMOS flow with nWFM-first was proposed for multi-$V_{th}$ tuning.

ACKNOWLEDGEMENTS

The authors thank M. Beach, C. Cai, C.-P. Chang, H. Chen, S. Gandikota, Z. Ge, S. Hassan, R. Hung, M. Jin, C. Lazik, Y. Lei, D. Mao, S. Niehoff, A. Noori, A. Phatak, T. Sato, S. Sun, W. Tang, K. Xu, and M. Xu for their assistance with this work.

REFERENCES


AUTHORS

Naomi Yoshida is a distinguished member of technical staff in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. She holds her M.S. in physics from International Christian University, Japan. Keping Han is a principal process engineer in the Varian Semiconductor Equipment business unit of the Silicon Systems Group at Applied Materials. He earned his Ph.D. in electrical engineering from the University of Houston. Peng-Fu Hsu is a technology program marketing manager in the Varian Semiconductor Equipment business unit of the Silicon Systems Group at Applied Materials. He received his Ph.D. in chemistry from National Tsinghua University, Taiwan.

Xinliang Lu is a senior member of technical staff in the Metal Deposition Products business unit of the Silicon Systems Group at Applied Materials. He holds his Ph.D. in materials science from the University of Illinois at Urbana-Champaign.

Adam Brand is the director of transistor technology in the Chief Technologist Office of the Silicon Systems Group at Applied Materials. He earned his M.S. in electrical engineering from the Massachusetts Institute of Technology.

ARTICLE CONTACT

Naomi.Yoshida@amat.com

PROCESS SYSTEM USED IN STUDY

Applied Varian V813ta Trident High Current Implanter
Applied Endura® Avenir™ RF PVD
Dry Removal Technology for Advanced CMOS Devices

As device dimensions shrink and feature aspect ratios increase in FinFET, floating gate NAND, vertical NAND, and DRAM, stiction-related pattern collapse during wet cleaning and etch processes has become a significant issue. Integration of lower-density dielectrics in response to lower thermal budgets in next-generation logic and memory device flows also drives the need for a more controllable, oxide-density-independent removal process. Dry removal technology is effectively resolving these issues at advanced nodes.

In logic/foundry or memory process flows, the number of oxide removal and recess applications is increasing as the device node shrinks. These applications can be divided into two categories: (1) surface cleaning to remove native oxide before metal, epi, or other material deposition (i.e., integrated clean/deposition) and (2) non surface-cleaning oxide before metal, epi, or other material deposition (i.e., selective removal). Table 1 shows various stand-alone dry removal applications ranging from precision recess to complete oxide removal. The introduction of FinFETs has increased the number of oxide recess steps while adding the new requirement for 3D oxide removal.

Table 1. Examples of oxide removal applications in logic/foundry and memory devices.

<table>
<thead>
<tr>
<th>Device</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic</td>
<td>Shallow Trench Isolation (STI) Oxide Depletion</td>
</tr>
<tr>
<td></td>
<td>Pad Oxide Removal</td>
</tr>
<tr>
<td></td>
<td>Interlayer Dielectric (ILD) Oxide Recess</td>
</tr>
<tr>
<td></td>
<td>Dummy Oxide Recess</td>
</tr>
<tr>
<td></td>
<td>STI Recess</td>
</tr>
<tr>
<td></td>
<td>Sacrificial Oxide Removal</td>
</tr>
<tr>
<td></td>
<td>STI Oxide Recess</td>
</tr>
<tr>
<td></td>
<td>ILD Oxide Recess</td>
</tr>
<tr>
<td></td>
<td>Oxide Recess in Vertical NAND</td>
</tr>
<tr>
<td>Memory</td>
<td></td>
</tr>
</tbody>
</table>

Non-surface-cleaning applications require: (1) uniform and precise recess; (2) flat profile, no pattern loading, and minimal roughness; (3) removal rate insensitive to oxide deposition method; (4) oxide removal selectivity to Si, nitride, or other films; and (5) preservation of pattern integrity in high aspect ratio features.

WET REMOVAL LIMITATIONS

Chemical removal of silicon oxides typically employs a diluted HF (hydrofluoric acid) or buffered oxide etch solution. Stiction can cause pattern collapse during these wet processes (Figure 1a). This pattern deformation is defined by the following equation:

$$\delta = \frac{6a \cdot c \cdot \sigma \cdot \theta \cdot H^4}{d^2 \cdot E \cdot L^3}$$

where $\delta$ is deformation, $\sigma$ is surface tension, $\theta$ is contact angle between liquid and pattern, $d$ is distance between patterns, $H$ is pattern height, $E$ is elastic modulus, and $L$ is the width of line patterns.

As design rules shrink, $d$ and $L$ decrease while $H$ increases. In addition, adoption of lower $\kappa$ dielectrics results in lower $E$. Consequently, pattern deformation from wet chemistry increases significantly, causing pattern collapse. Optimization of wet chemistries to reduce surface tension and contact angle to lessen deformation is reaching its limits, necessitating an alternative process.

Wet removal also poses the challenge of controlling the removal rate of oxides with varying densities (Figure 1b). Device manufacturers must integrate softer dielectrics at advanced nodes. Thermal budgets have decreased substantially in logic, DRAM, and flash; hence, high-temperature steam anneals can no longer be employed to densify the dielectrics. Wet process removal rates are highly correlated with the density of the dielectric material, which results in divot defects or concave-shaped removal profiles in the softer dielectrics. Overcoming these wet chemistry limitations requires a dry process that removes oxides of different densities at a uniform rate without causing pattern collapse or plasma damage.

WET REMOVAL ALTERNATIVE

An in situ dry oxide removal process has been developed as detailed below. First, etchants (NH$_4$F or NH$_4$F-HF) react with the dielectrics to form a solid by-product ([NH$_4$]$_2$SO$_4$). This is then sublimated, exposing the dielectric surface. The etchants are generated by the reaction of NF$_3$ and NH$_4$/H$_2$ in a remote plasma configuration. A low wafer temperature is maintained during the etch process to condense the etchants on the dielectric surface. The wafer temperature is then elevated above 100°C to sublime the by-products. Typical reactions are:

Etchant Generation:

$$NF_3 + NH_4^+ \rightarrow [NH_4]_2SO_4$$

Etch Step:

$$NH_4^+ + HF \rightarrow [NH_4]_2SO_4 + H_2O$$

By-Product Sublimation:

$$[NH_4]_2SO_4 \rightarrow 2NH_3(g) + H_2O$$

The etch and sublimation steps can be repeated as many times as necessary. Process parameters (chemistry, gas flows, pressure, temperature, plasma power) can be varied to modulate the etch rate and the saturation regime (Figure 2). The etch rate can be varied from ~1Å/sec to >10Å/sec to achieve the degree of removal precision appropriate for the target application. The dry process etches oxides of differing densities at a similar rate (Figure 2b) to produce divot-free results. Figure 3 shows a near-parity oxide removal rate ratio between pad oxide and STI fill oxide, resulting in divot-free removal and minimal STI opening. The dry removal chemistry etches oxide with >150:1 selectivity to Si and to new materials, such as SiGe and high $\kappa$ (HfO$_x$, HfSiO$_x$) used in advanced devices. Selectivity of oxide to nitride removal can be varied by process modulation.

Table 1: Examples of oxide removal applications in logic/foundry and memory devices.
Figure 4 compares wet and dry removal processes in a FinFET STI application. The wet chemistry process results in the formation of an oxide foot at the base of the electrical part of the fin; this can degrade performance of the final device. The dry process leaves no foot and recess control is significantly improved by the iterative nature of the etch-sublimation process.

**CONCLUSION**

As device scaling continues, wet oxide removal chemistry is reaching its limits. A single-chamber, dry removal process consisting of alternating etch and sublimation steps has been developed that removes oxides at a similar rate, independent of their densities or selectivity to Si, nitride, and new materials. Dry removal delivers a flat profile and can be tuned to eliminate pattern loading between narrow and wide features. This process is being widely adopted across the industry as advanced applications requiring an alternative to wet chemistry have proliferated.

**REFERENCES**


**AUTHORS**

Amit Khandelwal is a global product manager in the Selective Removal Products business unit of the Silicon Systems Group at Applied Materials. He holds his M.S. in chemical engineering from North Carolina State University.

Paul Gee is a technology director in the Selective Removal Products business unit of the Silicon Systems Group at Applied Materials. He earned his Ph.D. in chemical engineering from the University of California, Los Angeles.

Dongqing Yang is a process engineer in the Selective Removal Products business unit of the Silicon Systems Group at Applied Materials. She received her Ph.D. in materials science from Arizona State University.

Linlin Wang is a process engineer in the Selective Removal Products business unit of the Silicon Systems Group at Applied Materials. She holds her Ph.D. in materials science from Cornell University.

**ARTICLE CONTACT**

Amit_Khandelwal@amat.com

---

Reducing Etch Defectivity

**With High-Performance Chamber Materials**

The size of killer defects is shrinking along with feature critical dimensions. New materials and chemistries that make possible continued scaling or 3D architectures are also subjecting chamber surfaces to process environments not previously encountered. Both factors are driving advances in fortifying erosion resistance and microstructural stability of chamber components. A new high-performance plasma coating material is demonstrating benchmark low defectivity in a wide range of plasma chemistry environments.

With every device node as Moore’s Law progresses, the dimensions of so-called killer defects decrease. At the 2nm node, the killer defect size has shrunk to 45nm and these smaller defects are beginning to cause yield loss. Compounding this challenge is the employment of new materials (films) on the wafer, prompting use of new etch chemistries that are attacking chamber materials in ways not previously seen. In particular, hydrogen-based chemistries and new aggressive chamber cleaning chemistries can attack chamber components, leading to an increase in the number of defects over time.

Materials used in dry etch chambers have evolved significantly over the last two decades. Liners used in both inductively coupled plasma (ICP) and capacitively coupled plasma (CCP) etch chambers have progressed from bare aluminum to anodized aluminum (which produces an Al2O3 coating) to aluminum with specialized rare earth oxide coatings (e.g., yttrium oxide (Y2O3)), typically applied using plasma spray technology.

In addition, a dielectric lid is used in ICP etch chambers to separate the radio frequency (RF) source from the vacuum chamber. More than a decade ago, the lid was made from bulk alumina (Al2O3). However, this material reacts with fluorine-based chemistry to form AlF3, which produces such on-wafer defects as particles and metal contamination. In turn, these defects resulted in short mean time between cleans (or MTBC) that reduced chamber up time and productivity. Alumina lids were replaced with bulk rare earth oxide materials that have much improved halogen plasma erosion resistance and microstructural stability.

These rare earth oxide materials, however, are not compatible with reducing chemistries, such as carbon monoxide, hydrogen, and methane, etc. In their place, new high-performance materials (or HPMs) have been developed (Figure 1) and successfully used in a wide range of plasma chemistry environments.

**KEYWORDS**

Chamber Coating Defects Erosion Etch
**HPM DEVELOPMENT**

Research and development on etch-resistant coating materials based on rare-earth oxides has been evolving over the past ten years. Materials design employs rigorous analysis and understanding of phase diagrams of various metal oxide systems to optimize critical deposition parameters. Plasma spray deposition has been advanced though extensive use of multi-factorial design-of-experiment (DOE) methodology. Iterative DOEs have enabled optimization of coating process parameters to improve etch resistance, porosity, roughness, and other material characteristics for improved performance and component lifetime. Current research is also examining suspension-plasma spray using nano-particles to reduce coating porosity and roughness. Besides plasma spray techniques, research is being conducted into other advanced coatings, such as ion-assisted deposition, plasma-enhanced CVD, and PVD.

HPMs are Y2O3-based ceramic composites developed to meet a wide array of property requirements, such as porosity and roughness, breakdown voltage, and resistance to erosion and corrosion, for critical chamber components exposed to plasma. HPMs can be used either in the bulk form or as a coating. Investigations encompassed diverse material compositions and deposition techniques. Figure 2 shows selected results illustrating improved properties of HPM coatings.

Erosion resistance is one of the first considerations in selecting chamber materials as it is highly correlated to component lifetime and defect performance. When testing materials for this property, the most representative conditions are obtained by mounting sample coupons in working etch chambers and subjecting them to prolonged plasma exposures, typically on the order of 100RF hours. As shown in Figure 3, the newly developed HPMs show the lowest erosion rates in both reducing and non-reducing plasma environments.

Composition has a significant impact on inherent microstructural defects in the coatings that contribute to elevated on-wafer particle counts. Figures 4a and b show a SEM and transmission electron micrograph (TEM) of commonly used rare earth oxide coatings. The images show micro- and nano-scale cracks and pores in the coatings; these lead to on-wafer particle defects in a corrosive plasma environment. Such cracks and pores are the result of complex crystal phase change (and associated volume change) during rapid melting and solidification of the rare earth oxide during plasma coating. They can be significantly reduced by carefully controlling the composition of the coating material and coating process parameters. In Figure 4c, the TEM of a new HPM coating shows much improved microstructure and little or no nano-scale cracking.

**IMPLICATIONS FOR ADVANCED ETCH**

Chamber components protected with the new HPM coatings demonstrate significant improvement in on-wafer defect performance, both in-house and at customer manufacturing lines for 2nm node devices. Figure 5 shows side-by-side comparison of a standard rare earth oxide coating and HPM measured over 100RF hours under reducing chemistry. Upon installation, particle defects are nearly an order of magnitude lower for the HPM-coated components and remain consistently low over extended chamber exposure.

As shown in Figure 6, advanced materials development for plasma etch chambers has required an understanding of the interactions of materials with the plasma chemistry and detailed knowledge of coating technology. Systematic investigations have identified the important reaction mechanisms, determined defect release and transport modes, and characterized the effects of numerous etch processes. The accompanying materials engineering involves extensive understanding of material behavior and requirements and advanced deposition technologies. It also requires identifying new metrology techniques for future device nodes.

**CONCLUSION**

Chamber material selection and coating technology development are crucial to ensure plasma compatibility, erosion resistance, and microstructural stability to meet the most stringent wafer-level defect requirements for advanced node applications in the semiconductor industry. New material developed for plasma coating application has successfully demonstrated benchmark low defectivity.

**ACKNOWLEDGEMENTS**

The authors acknowledge the contributions of the Etch business unit technical staff and especially assistance from the engineering, advanced technology development, and global product support groups.

**AUTHORS**

Steve Lassig is a senior global product manager in the Etch business unit of the Silicon Systems Group at Applied Materials. He holds his B.S. in materials engineering from Rensselaer Polytechnic Institute. Biraja Kanungo is a senior materials engineer in the Etch business unit of the Silicon Systems Group at Applied Materials. He earned his Ph.D. in materials science and engineering from the Massachusetts Institute of Technology. Jennifer Sun is a senior director in the Etch business unit of the Silicon Systems Group at Applied Materials. She earned her Ph.D. in materials science and engineering from the University of Florida.

**ARTICLE CONTACT**

Steve.Lassig@am.com

**PROCESS SYSTEMS USED IN STUDY**

Applied Centura® AdvantEdge™ Mesa™ Etch

Applied Producer® Etch
Characterizing GAAS Nanowire Buckling by Height Map Reconstruction

CURRENTLY BEING RESEARCHED. THEIR DESIGN POSES NEW CHALLENGES IN FABRICATION AND PROCEDURES SUCH AS METROLOGY.

GAASNW FET FABRICATION REQUIRES SUSPENDING THE SiNWs THAT SERVE AS THE DEVICE CHANNEL SO THAT THE GATE STACK (TYPICALLY HIGH-E AND METAL) CAN BE DEPOSITED AROUND THE SiNW CHANNEL. THIS SUSPENDED SiNWs ARE PRONE TO BUCKLING. VARIATIONS IN NW DIMENSIONS CAN SIGNIFICANTLY DEGRADE THE CHARGE TRANSPORT CHARACTERISTICS OF THE DEVICE.

MEASURING THIS BUCKLING USING STANDARD METROLOGY POSES A CONSIDERABLE CHALLENGE: SiNWs ARE TYPICALLY 2-10NM IN DIAMETER AND THE BUCKLING (DEVIATION FROM STRAIGHT LINE) IS ON THE SAME SCALE. FURTHERMORE, BUCKLING IS A 3D PHENOMENON; IN-LINE CDSEM METROLOGY TOOLS TYPICALLY MEASURE FEATURE SIZE IN THE X-Y PLANE. MEASURING SiNW BUCKLING IN THREE DIMENSIONS REQUIRES THE CDSEM TO QUANTIFY DIMENSION IN THE Z-AXIS AS WELL. TO MAKE THIS POSSIBLE, THEREBY ENABLING BUCKLING CHARACTERIZATION, WE DEVELOPED A HEIGHT MAP RECONSTRUCTION TECHNIQUE.

BUCKLING IN X, Y DIMENSIONS

BUCKLING IN SUSPENDED SiNWs WAS MEASURED AS A FUNCTION OF WIRE DIAMETER (3-12NM) AND LENGTH (130, 180, 230, AND 280NM). THE WIREs WERE CLAMPED ON BOTH ENDS TO SILICON PADS. FIGURE 1 CLEARLY SHOWS THE DEPENDENCE OF BUCKLING ON THE SiNW’s WIDTH AND LENGTH.

RESULTS SUGGEST THAT THE ONSET OF BUCKLING IN THE INVESTIGATED SiNWs CAN BE ESTIMATED USING EULER’S THEORY. TRANSMISSION ELECTRON MICROSCOPE (TEM) IMAGES CONFIRM THE ESTIMATION OF A CYLINDRICAL SHAPE, BUT TOP-VIEW MEASUREMENTS CAN MEASURE VARIATIONS OF THE SiNW DIAMETER ONLY IN THE HORIZONTAL PLANE. IN ADDITION, THE SiNW IS COVERED WITH NATIVE OXIDE. THESE FACTORS WERE NOT TAKEN INTO ACCOUNT IN OUR CALCULATIONS. THE ORIGIN OF THE FORCE THAT INDUCES BUCKLING COULD BE THE SILICON-ON-INSULATOR (SOI)/BURIED OXIDE INTERFACE,ALTHOUGH IT COULD ALSO BE PARTIALLY INDUCED BY THE SCANNING ELECTRON BEAM.

HEIGHT MAP RECONSTRUCTION

HEIGHT MAP RECONSTRUCTION EMPLOYS A SYSTEM OF SIDE DETECTORS ON THE SEM THAT CAPTURE THE SECONDARY ELECTRONS (SE) GENERATED ON A SPECIMEN IN RESPONSE TO PRIMARY ELECTRON BEAMS (FIGURE 2). SE DISTRIBUTION BETWEEN THE DETECTORS DEPENDS ON THE LOCAL TILT OF THE SPECIMEN, WHICH IN TURN DEFINES THE GRADIENT OF THE HEIGHT MAP.

THE FOLLOWING BASIC ASSUMPTIONS UNDERLIE THIS METHOD:

- KNOWN DEPENDENCY ON TILT ANGLE OF RELATIVE SE YIELD Y = Y(∆ϕ)
- LAMBERTIAN ANGULAR DISTRIBUTION OF SE VELOCITY VECTORS
- KNOWN DISTRIBUTION OF SE ENERGY AROUND (UNKNOWN) CENTRAL ENERGY
- SE CAPTURE BY SPLIT DETECTORS OR TOP DETECTOR DEPENDS MAINLY ON THE LATERAL COMPONENT OF ITS INITIAL VELOCITY.

THERE IS A DEPENDENCE ON LOCAL TILT OF THE SPECIMEN AT THE GIVEN WORKING POINT. THE OVERALL SIGNAL OF A DETECTOR CAN BE STATED AS

\[ P \_CR = 4\pi^2E_1L^2 \]

\[ J \_i = J \_1 - Y \_i \cdot R \_i(\hat{g}) \]

WHERE \( J \_i \) IS THE SIGNAL OF THE \( i \)-TH DETECTOR

\( k \) IS THE GAIN OF THE SEM’s ELECTRONIC PATH

\( Y \_i \) IS THE AZIMUTH OF THE SE’s VERTICAL VECTOR

\( R \_i \) IS THE RELATIVE SIGNAL OF THE \( i \)-TH DETECTOR, DEPENDING ONLY ON TOPOGRAPHY

\( \hat{g} \) IS A VECTOR OF TOPOGRAPHICAL GRADIENT

WE SUPPOSE THAT CAPTURING A SE BY SPLIT DETECTORS OR TOP DETECTOR DEPENDS MAINLY ON THE LATERAL COMPONENT OF ITS INITIAL VELOCITY. THIS MEANS A PROBABILITY \( \Phi(\phi) \) THAT AN SE WILL BE CAPTURED BY SOME SPLIT DETECTOR AS A FUNCTION OF THE ELUTION OF ITS VELOCITY VECTOR. WHICH OF TWO SPLIT DETECTORS CAPTURES THE SE DEPENDS ONLY ON THE AZIMUTH OF ITS VELOCITY VECTOR. OUR ANALYSIS SHOWS THAT UNDER SUCH ASSUMPTIONS

\[ R \_i = y(\cos \phi) \cdot \eta_\phi(\hat{g}, \phi) \]

WHERE \( \eta_\phi \) IS THE CAPTURE RATE OF THE \( i \)-TH DETECTOR

\( \phi \) IS THE ELUTION VECTOR OF TOPOGRAPHICAL GRADIENT

\( \hat{g} \) IS THE AZIMUTH OF VECTOR OF TOPOGRAPHICAL GRADIENT

\[ \eta_\phi(\hat{g}, \phi) = \frac{1}{\sqrt{1 + \phi^2}} \]

\[ R \_i = \frac{y(\cos \phi)}{\sqrt{1 + \phi^2}} \]

\[ \Phi(\phi) = \frac{1}{\sqrt{\pi \phi^2}} \]

\[ \eta_\phi(\hat{g}, \phi) = \frac{1}{\sqrt{1 + \phi^2}} \]

\[ R \_i = \frac{y(\cos \phi)}{\sqrt{1 + \phi^2}} \]

\[ \Phi(\phi) = \frac{1}{\sqrt{\pi \phi^2}} \]

\[ \eta_\phi(\hat{g}, \phi) = \frac{1}{\sqrt{1 + \phi^2}} \]

\[ R \_i = \frac{y(\cos \phi)}{\sqrt{1 + \phi^2}} \]

\[ \Phi(\phi) = \frac{1}{\sqrt{\pi \phi^2}} \]

\[ \eta_\phi(\hat{g}, \phi) = \frac{1}{\sqrt{1 + \phi^2}} \]

\[ R \_i = \frac{y(\cos \phi)}{\sqrt{1 + \phi^2}} \]

\[ \Phi(\phi) = \frac{1}{\sqrt{\pi \phi^2}} \]

\[ \eta_\phi(\hat{g}, \phi) = \frac{1}{\sqrt{1 + \phi^2}} \]
A detector’s energy resolution can be obtained by integrating angular and energy distributions of SEs within limits that guarantee them reaching that detector. Evaluating the above assumptions leads to the following formula for  \( \eta_1 \):

\[
\eta_1 = G(\psi_1) \frac{1}{2} [1 - F(\psi_1)]
\]

Thus, by using the horizontal plane as the reference, irrelevant factors of the SEM images are eliminated and a vector map of estimated topographical gradients of the wafer can be obtained. The next problem is restoring the height map from gradients. Here, the problem is that the components of gradient are obtained from different sources (detectors and electronic paths) each one with its own noise and imperfections. Therefore, one cannot be guaranteed that the obtained vector map is integrable (i.e., there exists a scalar map, whose gradients are identical to the given vector map). The solution is to use a scalar map, whose gradient matches the given vector map as closely as possible. This work followed the approach used by Frankot and Chellappa in which the height map is constructed from the following equation:

\[
F_0(\omega) = \frac{-j\omega_x F_x - j\omega_y F_y}{\omega_x^2 - \omega_y^2}
\]

where \( F_x, F_y \) are Fourier transforms of corresponding \( x \) and \( y \) components of gradient \( F_0 \) is the Fourier transform of the height map from the specimen height map, measurement algorithms for different 3D parameters, e.g., curvature of the nanowire, its roughness, etc., were built as detailed below.

**SAMPLE PLAN**

SiNW samples were fabricated using SOI wafers. Fabrication included lithography, followed by reactive ion etching to define the wires, etching of the buried oxide to suspend the wires, and additional thinning and smoothing of the wires by H2 annealing and oxidation. The width of the samples varied from 3 to 12nm; length was 280nm.

To improve measurement accuracy, SEM-TEM correlation was performed by measuring SiNWs that were fabricated on wafers from the same batch. The results confirmed CDSEM capability to accurately measure SiNWs approximately 5nm in diameter (Figure 3).

**BUCKLING ANALYSIS**

Figure 4a compares the signal obtained from two side detectors viewing the same structure. The variance presented shows a clear shift caused by the detector’s perspective, confirming that the height map can be reconstructed for these structures (Figure 4b).

Height map reconstruction measurements demonstrate height variation along the SiNW. To quantify the results, a statistically significant number of wires were measured.

Results indicated that the SiNWs sagged mostly along the Z-axis. Along the X-axis, the distribution was symmetrical on both sides. Using X, Y, and Z per pixel, it was possible to calculate how the wire buckled in three dimensions. Comparing the buckling gradient maxima module vs. SiNW CD (Figure 5) shows that buckling lessons the wires thicken. Plotting the buckling vector maxima in the X direction vs. CD shows that buckling increases as CD decreases. These results correspond with the two-dimensional buckling measurements.

**Figure 3.** Correlation between CDSEM and cross-section TEM measuring the same SiNWs.

**Figure 4.** (a) Signal offset between the two detectors viewing the same SiNWs. (b) Height map reconstruction of these structures.

**Figure 5.** Buckling vector characteristics vs. SiNW CD.
However, some unexpected results were obtained. One would assume that SiNWs with circular cross-sections would buckle equally in all directions. But measurements indicated that the thinnest SiNWs (CD <5nm) tended to buckle mainly to the left or right, while thicker SiNWs sagged downwards more than the thin wires and buckled at various angles (Figure 6).

The TEM images in Figure 6 suggest the root cause of the different buckling behaviors. SiNWs with diameters less than 5nm display an oval cross-section, with the longer axis oriented in the Z direction. Such wires have a lower critical load threshold for buckling in the X-Y direction than in the Z direction, which agreed with our observations.

To verify repeatability of the results, the sample plan was measured twice and the first run compared with the second. Buckling measurements were repeatable for both X-Y and Z. But the correlation was not perfect; the deviation possibly derives from carbonization added to the wires’ surfaces as they were scanned.

CONCLUSION
This study was the first 3D characterization of buckling in suspended SiNWs using a height map reconstruction technique. It also presented a method of calculating and predicting the onset of buckling in suspended SiNWs of different lengths and widths. Results demonstrated the capability of measuring SiNWs less than 5nm in diameter with sensitivity to sub-nanometer variations in all three dimensions.

ACKNOWLEDGEMENTS
The authors acknowledge the collaboration of G.M. Cohen, C. Cen, and L. Gignac of the IBM T.J. Watson Research Center, Yorktown Heights, New York.

REFERENCES